Xilinx Vivado Essentials for the Logic Designer

Getting started with Vivado and the SDK

0 0
Xilinx Vivado Essentials for the Logic Designer
Xilinx Vivado Essentials for the Logic Designer

Xilinx Vivado Essentials for the Logic Designer udemy course

Getting started with Vivado and the SDK

Xilinx Vivado can be overwhelming for a logic designer who is creating their first design for a contemporary Xilinx device.   This course describes the various design flows, including hdl only flow, block flow and a hybrid of block and hdl.  Each flow includes a simulation options, and adding the Integrated Logic Analyzer to a design.  We introduce the Vitis SDK to allow the logic designer to create simple test programs, and describe the AXI4-Lite bus which is the most common interface between processor and logic.

Tags: